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This investigation is concerned with the steady state temperature and
thermally induced stress distributions in electronic packages due to heat
generated by the chip. Finite Element codes were employed to solve for
the distribution of temperature and stresses within the package. Four
parametric studies were undertaken to determine their effects on system
behavior. The material study considered two chip and two solder materials
and four substrate materials. Convective heat transfer was varied from
200 W/m C through 500 W/m "C. In the geometric study, chip height to
overall height was varied. The effect of package encapsulation was
studied. Results are presented for both temperature and stress
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I . INTRODUCTION
The trend in packaging of electronic components is to
place more power in an ever decreasing space. Computers that
occupied an entire room 20 years ago, now occupy a small
corner of that room. With the size of chips decreasing, the
volumetric power generation (g'") is of the order of MW/m3 in
magnitude.
This can lead to high temperature operation of the chips
with a resulting degradation in performance and or failure.
The military has set the maximum temperature of a
semiconductor junction to between 100 and 110 "C [Ref. 1].
This investigation deals with the steady state temperature
distribution and resulting thermally induced stresses in a
tri-material electronic package as shown in Figure 1.1,
dimensions not shown to scale. The package consists of a
semi-conductor (chip) attached to a substrate material by a
solder joint. The chip is a source of thermal energy. The





Figure 1 . 1 Tri-material electronic package
With the increase in volumetric power generation the
overall temperature of the package is increased. The stresses
in the package arise from two sources, (a) thermal strains
(€ T ) caused by temperature gradients within a material and (b)
differences in the materials mechanical properties,
coefficient of thermal expansion (a) and stiffness (E). At
material interfaces, displacement continuity requires
expansion or contraction accommodations between materials.
There are two such interfaces where this will occur, at the
chip/solder interface, and at the solder/substrate interface.
A . BACKGROUND
Thermal stresses of bi-material assemblies were
investigated by Timoshenko in a 1925 paper [Ref. 2], where a
bi-metallic thermostat assembly was subjected to a uniform
temperature field. Timoshenko obtained analytical expressions
for the bending stresses through the cross section of the
bimetallic strip. He also noted that the 'distribution of
shearing stresses along the bearing surface cannot be
determined in an elementary way, that they are of a local type
concentrated near the ends of the strip', and that the
shearing stresses can be of the same magnitude of the bending
stresses. He mentions, in passing, the existence of 'local'
normal stresses between the assembly interfaces but says
nothing of their magnitude. Goland and Reissner [Ref. 3]
determined the shear and peeling stresses at the interface
of a cemented lap joint, where the peeling stress tends to
pull the materials apart.
In a comprehensive review of the subject of tri-material
assemblies, Suhir [Ref . 4] took the analysis one step further
by investigating the stresses in a tri-material system due to
a thermal environment. His model is based on an assembly
fabricated at elevated temperatures and subsequently cooled.
Specific restrictions were placed on the tri-material assembly
in a uniform temperature field. He obtained analytical
solutions of the problem. For the present study the general
tri-material problem is solved numerically. In particular the
tri-material system is that of an electronic package.
B. PROBLEM DEFINITION
The problem was partitioned into two parts, a thermal
analysis, whereby the heat conduction equation was solved, and
a thermal stress analysis whereby the stresses produced by the
thermal field were obtained. Both problems were solved
numerically by the Finite Element Method (FEM) . For the
numerical analysis, symmetry is invoked along the centerline
of the system as shown in Figure 1.1. The steady state
thermal study focuses on the effects material properties,
geometric configuration, convective cooling, and encapsulation
have on temperature distribution in an electronic package.
Once the temperature field is known the data is input into a
program that assigns temperatures to another FEM mesh which is
used in the stress analysis. The stresses examined include
bending stress at the centerline of the package (ab ) , the
bending (ohu ) , normal (oQu ) , and shear (ru ), stresses along the
chip/solder interface, and the bending (abL ) , normal (oQl ) , and
shear (r
L
) stresses at the solder/substrate interface.
II. FEM DEVELOPMENT OF THERMAL PROBLEM
A. PROBLEM STATEMENT AND ASSUMPTIONS
As noted in the introduction, the purposes of this
investigation are to (a) determine the variation of
temperature in the electronic package and (b) determine the
stresses associated with these temperatures. The results here
are the steady state results.
The steady state thermal study focuses on effects that
certain key parameters have on system behavior. They include,
the effects total power (P) in the chip, material
combinations, convective cooling, geometric configuration and
encapsulation have on the temperature distribution in the
electronic system.
Finite element codes were used to solve for the
temperature distribution and stresses of the electronic
package. In order to limit the mathematical complexity of the
problem the following approximations and specific assumptions
for FEM program HEATSTEADY in Appendix A. are made as follows:
• The thermal contact resistances due to 'imperfect' contact
at the solder interfaces are negligible.
• The thermal conductivity and coefficient of thermal
expansion (k and a) are considered constant over the range
of temperatures encountered in the study.
• Because the temperatures are not very large radiation heat
transfer between the package and the surrounding enclosure
is negligible.
• The convection heat transfer coefficient (h) is constant
over the entire edge upon which it acts.
All of these assumptions are reasonable within the scope
of this study. Once the temperature distribution of the
package is obtained the position and temperature of all the
Global nodal points are entered into program Filter in
Appendix B. to obtain temperatures that correspond to FEM
program Weld in Appendix C. to determine the stresses
developed in the package. The development of program WELD is
discussed in Chapter III.
B. FEM FORMULATION OF THERMAL PROBLEM
The Galerkin FEM is an approximation method which
transforms a linear partial differential eguation into a
system of linear algebraic equations. Using the two-
dimensional heat equation [Ref. 5]:
V • (IcV T) + q"1 = (2.1)
and boundary conditions
Cauchy: -Jc-P = h ( T - TJ (2.2)
on
Nuemann: ^ = (2.3)
on
where the V operator denotes t-L j±dx dy and thus
V-(kVT) = kV*T = k &T + &T_
dx 2 dy\
(2.4)
where k is the thermal conductivity, T is the temperature, and
q'" is the volumetric heat generation. The temperature
distribution can be determined at system nodal points of the
electronic package. For this method, a linear triangular
shape function (N,) which possesses the Kronecker Delta
property (equation 2.5):
Nj^inodej) = 5-. if i = j then N± = 1 (2.5)if i * j then N± =
is used. The linear shape functions maintain function
continuity throughout the domain.
Heat flux continuity at material interfaces is built into
the FEM formulation. The thermal FEM grid and boundary
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Figure 2 . 1 FEM thermal grid
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Figure 2.2 FEM thermal problem boundary conditions
An approximate solution, t, for temperature, T(x,y), is
formed as follows:
r* t = lN)T (f} (2.6)
where T is the exact solution of the heat equation in
continuous space, t is the approximate solution in discrete
space, {N} T is the transpose of a column vector of the
triangular linear shape functions, and {T} is the vector of
nodal temperatures.
After the approximation is formulated, the next step is to
form the Residual, R, as follows:
R = S£(fc) - q'"{s) (2.7)
where q'" is the heat generation term and S£ denotes the
differential operator which in the case of the heat equation
is defined by:
S£(t) = V-(JcVt) (2.8)
With this substitution, the residual becomes:
R = [V-(kV({N)T {ti))] - q"'{s) (2.9)
From the residual, the Galerkin Equations are formed:
f {N)(R) ds = (0) (2.10)
J D
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where D denotes surface integration and where {0} is the null
vector. Further substitution for R into the Galerkin vector
equation results in:
f {N)[V'(kV({N)T {T})) ds - f {N)q'"(s)ds = (o) (2.11)
J D J D
To solve the Galerkin Equation, Green's Theorem is evoked
which yields
:
I iN) (JcVD dB - f [ViN) (kV({N)T{T}) )]ds + f {N)q"'ds= (o
J B J D J D
where B subscript on the integral denotes evaluation of these
integrals around the boundary of domain D of the electronic
package. When integrated the boundary integral and the heat
generation integral form the "force" vector {F}. The middle
integral forms the [A] matrix. Thus the heat conduction
differential equation becomes,
[A] iT) = (F) (2.13)
where {T} contains the vector of nodal temperatures.
C. THERMAL PROGRAM DESCRIPTION AND VALIDATION
The main thermal program, HEAT. FOR, a VAX Fortran 77 Code
for the FEM thermal analysis is contained in Appendix A. The
program begins by reading in a data file DATA3.DAT. This
input data is then processed through several subroutines that
perform the FEM analysis.
11
1. Subroutine Input Description
The following information is supplied to the Input
subroutine from a data file.
Input file form: NC0L1 / NC0L2 ,NROW,





DIVSUB , DIVXAIR, DIVYAIR,
NBCLOW, NBCUP , NBCVERT , NBCSUB , TAMB
,
HLOW , HUP , HVERT , HSUB
Parameter Description
NCOL1 The number of columns of substrate in the FEM grid.
NCOL2 The number of columns of chip in the FEM grid.
NROW The number of rows in the FEM grid.
XPOS Starting position for new grid density along X
axis.
YPOS Starting position for new grid density along Y
axis.
DIVX Spacing of grid density along X axis.
DIVY Spacing of grid density along Y axis.
THERCON Thermal conductivity (k).
GEN = no heat generation term
1 = heat generation term
QTPR Amount of volumetric heat generation (q"') .
DIVSUB Number of rows in FEM grid composed of substrate.
DIVXAIR Number of columns in FEM grid composed of air.
DIVYAIR Number of rows in FEM grid composed of air.
NBCLOW = insulated boundary at the bottom of substrate.
1 = convective boundary at the bottom of substrate.
NBCUP = insulated boundary at the top of chip.
1 = convective boundary at the top of chip.
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NBCVERT = insulated boundary on the side of the chip.
1 = convective boundary on the side of the chip.
NBCSUB = insulated boundary on top of the substrate.
1 = convective boundary on top of the substrate.
HLOW Convection coefficient corresponding to NBCLOW.
HUP Convection coefficient corresponding to NBCUP.
HVERT Convection coefficient corresponding to NBCVERT.
HSUB Convection coefficient corresponding to NBCSUB.
2 . Subroutine Grid Description
Subroutine GRID takes the input information and
constructs a grid of horizontal and vertical lines on a
geometry as shown in Figure 2.1. This grid will be used to
form the triangular elements used in the thermal FEM analysis.
This subroutine allows the user to generate a variety of
meshes and/or refinements and permits validation of grid
independence very quickly.
To optimize computer time the subroutine is able to
generate different grid meshes with a variety of spacing
options as shown in Figure 2.3. Fine meshes are used at
convective boundaries and material interfaces. A coarse mesh
is used within a material away from boundaries . The
subroutine allows the user to independently vary the mesh
density both horizontally and vertically for up to nine
different densities in either direction. The number of mesh
densities can be increased by simply adding a number of "IF




Figure 2.3 Fine and coarse vertical mesh and fine and coarse
horizontal mesh
Local nodal points are assigned to each element, one
at each corner, counterclockwise as shown in Figure 2.4.
Figure 2.4 Triangular element numbering
Next the subroutine generates a correspondence table
which identifies the correspondence between local nodal points
and global nodal points. Next, each triangular element is
identified with a specific material and assigned a thermal
conductivity (k) and whether or not it will have a volumetric
heat generation term (g'"). Lastly boundaries are assigned
according to Figure 2.2.
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3. Subroutine Heatmat, Heatmod and Lsarg Description
Subroutine HEATMAT constructs the global matrix [A]
and the heat generation vector {F} according to the
correspondence table made in subroutine GRID.
Subroutine HEATMOD is not used in this program but can be
used to modify the global matrix [A] for a Dirichlet boundary.
HEATMOD replaces the Galerkin equation for the specific nodal
points with the specified temperatures. LSARG is an equation
solver provided by the IMSL Library used to solve equation
2.13.
4. Subroutine Output Description
Subroutine OUTPUT creates data files and performs an
energy balance between the thermal energy which is convected
at the boundaries and the thermal energy generated by the chip
according to:




and l i correspond to the convection coefficient and
length of each convective boundary, T
t
corresponds to the
average temperature across the boundary and Achip is the area




D. VALIDATION I. DIRICHLET AND CAUCHY BOUNDARY
A two dimensional body subjected to both Dirichlet and
Cauchy boundary conditions was taken from [Ref . 6] and run on
program HEAT to validate the programs ability to handle both
boundary conditions. The results of program HEAT were
identical to Reference 6.
E. VALIDATION II. GRID INDEPENDENCE
In order to ensure that the numerical errors are kept to
a minimum the size of the mesh was decreased with incremental
steps until there was a less than 1% change in the solution
from one grid to the next finest grid (grid independence)
.
The final mesh chosen has 125 degrees of freedom (DOF)
with 202 elements. The mesh which provided less than 1%
difference had 161 DOF with 268 elements. The total power of
the chip used is P = 40 W. The total power convected for the
DOF = 125 grid was Pconv = 39.95 W. The total power convected
for the DOF = 161 grid was Pconv = 39.94 W. The percent
difference in total power P from the coarse mesh to the fine
mesh is 0.03%.
F. VALIDATION III. ENERGY BALANCE
As mentioned previously, there is an energy balance in
subroutine OUTPUT which is given by equation 2 . 14 . This
checks program HEAT's ability to correctly handle a generation
term. The total power for the majority of case studies was
16
equal to P = 1 W. The average convective power output was
q„ „ = .99785 W for a percent difference of 0.21%.
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III. FEM STRESS DEVELOPMENT
The finite element stress formulation utilizes a recently
developed element which provides for axial and lateral
displacement continuity. The results of the stress code are in
good agreement with existing solutions [Ref. 2,4] to problems
with uniform temperature fields.
A. FORMULATION OF THE MODEL
A brief description of the FEM formulation for stresses
follow. In Figure 3.1, each element has six degrees of
freedom; axial displacements at the four corner points, and
lateral displacements at the two ends. An advantage of the
element is that axial and lateral displacement continuity
results
.
Figure 3.1 A typical element with 6 degrees of freedom
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The axial displacement field u(x,y) is assumed to be linear in
both the axial and transverse directions. That is,
2
u(x,y) = £2^ (*)[#! (y)uf +H2 (y) u/] (3.1)
2=1
Superscripts b and t on the nodal displacements refer to






The lateral displacement field is given by
v(x) = X>2 (x) v, (3.2)
i = l
The strain-displacement relations are,
du H% (y) r *> i>l ^2^) re tl /-a -a\
= ^ = —p- [ua -"1] + —j-[«2 " Ui] <33 >€x
and
y^ =
-V4"1 " Ul l + ~^HU2 ~ U2 1 + ~^~^ (3,4)
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Defining the axial displacement vector as







and the stiffness matrix as
[KB ] = f^^EiB^dydx (3.6)Jo Jo
where the B vector is,
, 1T , dN, dN, dN7 dN7 v /0 „ v
^ =( &^ 1E H> &F*' ik"* (3 - 7>
and the force vector due to temperature as,
W = -^fV^E'aATdydx (3.8)61 Jo Jo
gives the bending matrix equations as,
[KB] (bj = {Fj (3.9)
Equation (3.9) defines the bending behavior. Behavior due to
shear is obtained as follows. Define the row vector of
displacement degrees of freedom as
bf-iuf uf v, uf u2c v2 ) (3.10)
The shear stiffness matrix is given by
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[Ka ] = f f {B')G{B')dydx (3.11)JO Jo
where
/ a / dH, dH2 dN, dH, dH2 dN2X ,. ,..
(flO = (itf.-3-i i^-3-^ -3-i tf2^ iV2^ -yl> (3.12)dy dy dx ' dy dy dx
which gives the equations for shear behavior
[JCS]I6 S } = (Ol (3.13)
The matrix equations for bending and shear behavior are
combined to give the stiffness equations for the system.
B. PRELIMINARY RESULTS
Assessment of the present model was obtained from
comparisons with previous analytical models [Ref. 2,4]. Exact
agreement for bending stresses was obtained when the present
model was applied to a sample bimetallic case solved in
[Ref. 2]. For a tri-metallic case the present model produced
shear stress results in reasonably good agreement with results
obtained from [Ref. 4].
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IV. STEADY STATE TEMPERATURE ANALYSIS
A. OVERVIEW OF STEADY STATE TEMPERATURE ANALYSIS
The analysis begins with an FEM approximation of the
temperature distribution of the tri-material electronic
package. First the chip volumetric power generation is
examined to determine the effect an increase in q'" has on the
chip temperature. Keeping the power of the chip and the level
of convective cooling constant, several packaging materials
are combined to determine how the temperature distribution
varies with the variation in the material thermal
conductivities. This is followed by a convection cooling
analysis, in which temperatures and temperature gradients are
examined for a common electronic package while the convection
coefficient h varies. The package geometry is then studied,
holding the overall package height equal and varying the chip
size as a percentage of overall package height. This is done
for the case of constant heat flux, and for the case of
constant volumetric heat generation. Lastly the effects of
placing a protective coating "encapsulation" on the chip is
studied to determine the variation in temperature distribution
from a chip which has not been encapsulated.
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B. EFFECT OF VOLUMETRIC POWER GENERATION ON TEMPERATURE OF
THE CHIP
The heat fluxes of electronic packages is expected to
reach nearly 10 6 W/m2 by the year 2000. This is two magnitudes
in power over the chip studied here. The total power output
(P) of the chip studied is one watt. This translates to a
volumetric power generation (q'") of 2 MW/m3 for a device 5mm
x 5mm x 2mm in dimension or a heat flux (q") of 4xl0 4 W/m2 .
The dimensions chosen are of a typical electronic device size.
The temperature results throughout the study can be
modified for any power output due to the linearity of the
generation term in the heat equation. In Figure 4.1 the
temperature of the chip is plotted against chip volumetric
power output (q'''). All other quantities must be constant
for this to remain true, including boundary conditions and
other materials within the package. For the particular
geometry studied, temperature (T) as a function of volumetric
power output q'" W/m3 is given by equation 4.1
T = m * q"1 + Tm (4-1)
where the change in temperature per unit change in volumetric
power output is b = 4.65 °C/MW/m3 and T„ is the ambient
temperature of the convective fluid.
23
120
5 10 15 20
VOLUMETRIC POWER (q'"MW/m 5 )
Figure 4 . 1 Chip temperature as a function of volumetric power
C. EFFECT OF VARIOUS MATERIAL COMBINATIONS
The materials used in this investigation along with their
key thermal properties are listed in Table 4.1. The set of
materials that comprise the electronic tri-material package
focused on for the majority of this study are the silicon
chip, a Pb-Sn solder, along with several substrate materials
including, Epoxy Fiberglass, Polyimide Fiberglass, Alumina,
24
Silicon 150 27
Gallium Arsenide 58 57
Epoxy Fiberglass 0.16 140 - 180
Polyimide Fiberglass 0.35 120 - 160
Alumina 18 60




and Aluminum Nitride. These are the most common materials
used in electronic packaging. The other chip and solder
materials considered in this study account for large
variations in thermal conductivity and/or thermal expansion
coefficient (a)
.
TABLE 4.1 ELECTRONIC PACKAGE MATERIALS AND PROPERTIES





Throughout the study within this section the following
parameters are held constant; volumetric power (q'") of the
chip, ambient temperature T. of the convective fluid, and
coefficient of convection cooling (h). Figure 4.2 shows the
non-dimensional temperature profiles of the package at a non-
dimensional distance, <pK = 0.564. The plotted values of Tn
were obtained at the FEM grid nodes. The temperatures which
lie along <p
x
= .564 were chosen because they pass through the
solder joint of the package. Thermal stresses will result not
only from temperature gradients within a material, but also
from the direct contact of the three different materials
within the package which have large differences in their
coefficients of thermal expansion (a). In Figure 4.2 the
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abscissa is a normalized temperature T
n
given by equation 4.2,
1
n " 7p (4.2)
where T
i
is the FEM grid temperature. The ordinate is the
non-dimensional y location <p that is given by equation 4.3.
(4-3)
where H is the total height of the package and y is the FEM
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Figure 4.2 Non-dimensional temperature for silicon chip, Pb-Sn
solder and various substrates.
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All sixteen combinations of materials were analyzed for a
temperature profile. There was no significant difference in
temperature profile with regard to which chip or solder
material was used in the package. For the volumetric power
level used in this analysis the difference in thermal
conductivity of the Silicon chip (k=150 W/m°C) or Ga/As chip
(k=58 W/m°C) does not influence the temperature profile. A
study was conducted in which the volumetric power was raised
by four times the initial amount. This failed to produce any
significant difference in temperature profile or magnitude.
The temperature profiles show that the substrate is the
governing material which determines the temperature profile
a given electronic package takes on. The following symbology
will be used in further analysis. A subscript of 1 refers to
the chip, subscript 2 refers to the solder, and subscript 3
refers to the substrate. Low thermal conductivity substrates
used in this analysis have ratios of kj/k., < 0.0025. High
thermal conductivity substrates used in this analysis have a
ratio range of 0.10 < kj/k., < 1.6.
A characteristic of a high kj/k., package is a uniform
temperature field throughout all materials in the package.
All materials within the package can conduct heat very well.
With the low kj/k., substrates a temperature gradient is
developed within the substrate in both the X and Y directions.
As a result of not being able to conduct the heat effectively
through the low conductive substrate, the chip temperature is
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increased by approximately 40% over a package with a highly
conductive substrate.
The solders have thermal conductivities which are close to
the chip thermal conductivity (kj/k, = 0.446) and do not effect
the temperature profile. However, the coefficient of thermal
expansion a between the two solders chosen vary by 55% thereby
influencing the thermal strain profile significantly. The
solder joint takes on the chip temperature in all cases
because of its ability to conduct the heat generated by the
chip.
Thermal strain profiles are presented in Figures 4.3 and
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Figure 4.3 Thermal strain profile for silicon chip, Pb-Sn
solder and various substrates.
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abscissa is the difference of the nodal temperature and
initial temperature multiplied by the coefficient of thermal
expansion a given by
e r
= (Ti - TJ * a (4.4)
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Figure 4.4 Thermal strain profile for silicon chip, Au-Sn
solder and various substrates
.
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1. Low Thermal Conductivity Substrate Packages
Further analysis is conducted by dividing the packages
into two groups, low thermal conductivity substrates and high
thermal conductivity substrates. The two substrates chosen,
Epoxy Fiberglass (kj/k., = 0.00106) and Polyimide Fiberglass
(kj/k., = 0.0023), are part of a group of substrates that have
k3 ranging from 0.12 W/m°C to 0.35 W/m°C [Ref. 1], The
temperature achieved throughout the chip for each of the case
studies, Figure 4.2, are approximately constant, that is, not
dependent on position. The variation in temperature of the
chip was limited to less than 1.2% over the entire cross
section. The solder achieved the same temperature as the chip
due to the solders high thermal conductivity. The variation
between the chip temperature and the solder temperature is
less then 0.1%.
Within the substrate temperature gradients 9
x
and
are developed in both the X and Y directions respectively.




( Xl - xi+1 )
(4 * 5)
|I = e = <£L^i> (4.6)
By y (yj - yJ+1 )
where T
i
and T- are FEM Global nodal temperatures, x
i
and y.
are FEM Global nodal distances in the X and Y directions
respectively.
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These temperature gradients are only found in low
thermal conductivity substrates and an explanation for this




where q" is the heat flux in the X direction.
The solder acts as a sort of 'heat funnel' for the
chip to transfer its thermal energy to the substrate since the
air pocket under the chip acts as an insulator. By examining
Fourier's law there are two ways to increase the heat flux q".
First by increasing the thermal conductivity (k) of
the material, and secondly by increasing the temperature
difference (or temperature potential). The convection heat
transfer from the chip surface to the surrounding medium is
unable to transfer all the thermal energy in the chip
generated by the power source q'" and therefore results in the
conduction of heat flux through the solder. When the thermal
conductivity of the substrate is low (as in the Fiberglass
substrates), the temperature difference through the substrate
must become proportionally larger to account for the heat flux
out of the chip. For this reason, when the substrate has a
high thermal conductivity, the temperature potential need only
be very small to conduct the same amount of thermal energy.
In the X direction the gradient is largest at the
upper right hand side of the solder/substrate interface. As
31
Figure 4.5 shows, the gradient
X
diminishes by roughly 72%



























in epoxy fiberglass substrate
has decreased by 88% when half way through the substrate.
This behavior can be accounted for by the fact the thermal
resistance of the substrate in conduction is greater then the
thermal resistance of the convection surface at the top of the
substrate. Equivalent thermal resistances in conduction and
convection are given by:
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k ARconO=-^ <*•*>
where Ax is the distance between two points of interest
and A is the area in which the heat flux is acting.
Taking the area under the solder joint for conduction
and the top of the substrate to the right of the solder joint
for convection the following equivalent thermal resistances
are obtained:
- 1A.2°C/W (4.10)cond 0.16 (0.00088) (1)
*—• 200(0.001) (1)
* S
° C/W <4 - 11 '
which shows clearly that the thermal energy has approximately
1/3 less resistance at the convective boundary versus
conduction through the substrate.
The gradient in the X direction on the left hand side
of the solder joint is only 41% of that on the right, as shown
in Figure 4.6. This again is a result of a higher thermal
resistance in conduction within the substrate. With the
insulated boundary condition imposed in the FEM formulation,
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Figure 4.6 9
x
in epoxy fiberglass substrate
The temperature gradient in the Y direction, 8 , is
largest at 49.02 "C/rnni at the solder/substrate interface as
shown in Figure 4.7. Away from this interface the gradient
decreases to approximately 20 "C/mm and remains constant
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Figure 4.7 9 in epoxy fiberglass substrate
The position where the largest temperature gradients
in both the X and Y directions are found are shown in Figure
4.8. These are the points where maximum heat fluxes are









Figure 4.8 Maximum temperature gradients in epoxy fiberglass
substrate
2 . High Thermal Conductivity Substrate Packages
The two substrates chosen in this range are Alumina k
3
= 18 W/m°C (k
3
/k, = 0.12) and Aluminum Nitride (AlN) k3 = 230
W/m°C (k3/k, = 1.53). Referring back to Figure 4.2 the non-
dimensional temperature distribution along <p
x
= .564 for
Alumina and AlN graph is approximately a vertical straight
line. Therefore there are no temperature gradients anywhere
within the package. The reason for no temperature gradients
36
in the substrate is due to the substrate's high thermal
conductivity, enabling it to diffuse a large heat flux without
developing a temperature gradient, as shown by Fourier's Law
of heat conduction, eguation 4.7. Figure 4.3 shows the
largest shear strains at the solder interface have been
reduced by 40% over the low thermal conductivity substrates
due to the increased ability of the high thermal conductivity
substrates to conduct heat away from the chip thereby lowering
the overall temperature of the package and decreasing the
thermal expansion.
There is however no appreciable temperature difference
between the Alumina and AlN substrate despite the thermal
conductivity of the Aluminum Nitride being approximately 13
times as large as the Alumina thermal conductivity. The
limiting factor for reduction of temperature of the package
has become the convective thermal resistance, which must be
lowered in order to lower the package temperature. The
conductive thermal resistances of the Alumina and AlN
substrate and convective thermal resistance follow:
0.002
18 (0.00088) (1)
Alumina Rcond = _ , ^ „??*„ v , „ v - 0.13 °C/W
0.002
230 (0.00088) (1)
AiN Rcond = _.^
U
;__, — - o . 01 ° c/w
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R = = 5 ° Cl W
200 (0.001) (1) '
showing that the thermal resistance to heat transfer by
convection is 38 and 500 times as large as resistance to heat
transfer by conduction in the Alumina and AlN respectively.
D. EFFECT OF CONVECTION HEAT TRANSFER ON SYSTEM BEHAVIOR
This study focuses on the effect of convection cooling on
the temperature gradients developed within the low thermal
conductivity substrates and the overall temperature decrease
of the chip. The electronic packages with high thermal
conductivity substrates do not develop any temperature
gradients and exhibit an overall decrease in package
temperature. The following parameters are held constant;
volumetric power output (q'" W/m3 ) of the chip, ambient
temperature (Ta ) of the convective fluid, and the following
materials, silicon chip, Lead/Tin solder and Epoxy Fiberglass
substrate.
The governing equation for convection cooling is given by:
q" = h(T - rj (4.12)
where q" is the heat flux in W/m2 and T is the surface
temperature. The inverse relation of system temperature to
convection coefficient is shown in Figure 4.9. This figure
illustrates the need for ever increasing cooling to maintain
electronic packages within a temperature tolerance range. An
38
increase in convective cooling from 100 W/m2K to 300 W/m2K
results in a reduction of chip temperature of 90 °C. The same
increase in convective cooling from 300 W/m2K to 600 W/m2K
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Figure 4.9 Convection coefficient vs. chip temperature
The temperature gradients in both X and Y directions that
are developed within the low thermal conductivity substrates
are diminished by increasing the convective heat transfer as
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in epoxy fiberglass substrate vs. convection
coefficient
In the X direction the maximum temperature gradient is
decreased by 60% by increasing the convective cooling by 250%.
In the Y direction the maximum temperature gradient is
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Figure 4.11 8 in epoxy fiberglass substrate vs. convection
coefficient
E. EFFECT OF GEOMETRY ON SYSTEM BEHAVIOR
The dimensions of the chip and substrate are varied by
assuming the chip is a percentage of a fixed overall height
and the solder and substrate make up the remaining percentage.
We define the non-dimensional term /3 as the ratio of chip
height to overall package height (H) as in equation 4.13,
41
P = ^%* (4-13)
Substrates are approximately kept at a minimum of one half
a millimeter [Ref . 1]. The following material combination was
selected; a Silicon chip, a Lead/Tin solder and a Epoxy
Fiberglass substrate. The following parameters were held
constant; convective cooling, ambient temperature, the height
of the air/solder interface and the overall height of the
package.
First, a study with a constant heat flux (q") was
conducted by varying the volumetric heat generation (q'") to
obtain a flux of 4 x 10 A W/m2 . Next the volumetric heat
generation (q"') was constant which resulted in different heat
fluxes from the chip.
1. Constant Heat Flux (q")
The result of maintaining a constant heat flux is a
chip that is a highly concentrated heat source when /3=0.18 and
a greatly distributed heat source when /3=0.81. In Figure 4.12
the non-dimensional temperature profile is shown for /3= 0.18
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Figure 4 . 12 Non-dimensional temperature for various size chips
constant heat flux
When the chip height results in a value of /3=0.18, the
chip is acting as a concentrated heat source with a volumetric
heat generation q'" = 50 MW/m3 and the temperature of the chip
is greatest. The larger the chip is to the rest of the
package the lower the temperature of the overall package is.
43
A partial explanation for this is the amount of surface area
exposed to convective cooling is smaller when /3 = 0.18 then
when /3 = 0.81.
The thermal strain profile is shown if Figure 4.13 for
the same value of <p
x
= .564. The thermal strain profiles can
be explained in much the same way the temperature profiles
were. That is, when the chip is smallest the largest
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Figure 4.13 Thermal strain profile for various chip heights
constant heat flux
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The temperature gradient is shown in Figure 4.14




























for various chip heights at constant heat flux
increases with an increase in /3, from = 36 "C/mm at (3 = .18
to
y
= 57 *C/mm at /3 = .81. When /3 = .18 the volumetric heat
generation q'" is largest at 50 MW/m3 and provides the least
surface area exposed to convection. The thermal resistance
for the substrate is attributable to the temperature gradient
45
developed in the substrate. At /3 = .18 the thermal resistance
*cond<P = -18) =
3.2
.16 ( .88) 1
~ 22.7
is large, thereby not allowing much heat flux to conduct
through the substrate, thereby keeping small.
At p = .81 the thermal resistance
*cond(P = '81
.4
16 ( .88) 1
2.8
is very small, allowing for a much larger heat flux to pass
through the substrate thereby increasing 9 . Figure 4.15
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Figure 4.15 e for various chip heights at constant heat flux
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positions of <p for /3 of 0.18 through 0.81. These gradients
are taken at the top of the substrate corresponding to a value




is approximately constant at 97
"C/mrn for all values of /3. This can be attributed to the fact
that no matter what thermal energy is generated by the chip it
will tend to always flow through the solder and towards the
upper right convective portion of the substrate.
In the section of substrate between chips
corresponding to </>
x






from 31 °C/mm to 52 8 C/mm and 14 °C/mm to 27 °C/mm
respectively. This can be accounted for by looking at the
substrate equivalent thermal resistances. When /3 = .81 the
resistance is small in the Y direction as compared to the X
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Therefore heat transfer would rather take place in the Y
direction instead of the X direction. When /3 = .18, the
thermal resistances are large in the Y direction and small in










This change in thermal resistance now favors heat transfer in
the X direction, which accounts for the increase in
x
for
smaller values of /3.
2. Constant Volumetric Heat Generation (q'") •
This study shows the effect of using larger power
chips in increasing sizes. The heat generation of each chip
is proportional to chip volume, that is, heat generation
increases with an increase in /3. Figure 4.16 is the
NON DIMENSIONAL TEMPERATURE T » -—
n
GO
Figure 4.16 Non-dimensional temperature for various size chips
constant volumetric power generation
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The non dimensional temperature of the package follows
the identical relationship as did volumetric heat generation
to /3. As /3 increases so does the non-dimensional temperature
of the package. If the ratio of heat flux to non-dimensional
temperature is examined, the increase in non-dimensional
temperature is found to be non-linear. The following ratios
q"/T are given for various values of /3,
/3 .18 .31 .60 .73 .81
-i- [w/m i ) 10 11.2 16.1 16.0 16.0
The increase in heat flux q"(W/m2 ) from /3 = . 18 to j3 = .31
is 12 KW/m2 and from /3 = .6 to (3 = .81 the increase is 14
KW/m2 . Even though the increase in q" is 2 KW/m2 more for the
later /3's the ratio of q"/T
n
remains constant. The factors
that contribute to this are, an increase in the convection
surface area of the chip and a decrease in the conduction
thermal resistance of the substrate to allow for a greater
heat transfer through the substrate.
Figure 4.17 shows the thermal strain profile at a value of
<f>x
= .564. The chip does not have a large increase in thermal
strain over the range of /3's while the solder has a very large
increase in thermal strain. This goes back to Table 4.1,
where the coefficient of thermal expansion for the Pb-Sn
49
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Figure 4.17 Thermal strain profile for various chip heights
constant volumetric power
Figure 4.18 shows the variation of the temperature
gradient
X
at the top of the substrate at various values of
<p%
. At values of <p
x
= 0.64 and <p
x
= 0.43 the temperature
gradient is largest and this corresponds to either side of the
solder joint. At other values of <p
x
the temperature gradient
is diminished greatly. At a value of /3 = 0.81 the temperature
50
gradients are large. They are almost twice as large as
encountered in any other analysis. For this large a chip
(large q") the convection cooling must be increased
significantly to reduce this temperature gradient. For small
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for various chip heights at constant volumetric
power
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Figure 4.19 shows the variation in 9 at the top of
the substrate where the largest value of the temperature
gradient within the depth of the substrate occurs.
When /3 = 0.81 the chip has the greatest heat flux,
q"=72 KW/m2 with a correspondingly large . When /3 = 0.18 the
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Figure 4.19 for various chip heights at constant volumetric
power
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3 . Overview Of Geometric Study
For both the constant heat flux q" (W/m2 ) and the
constant volumetric heat generation q'" (W/m3 ), the temperature
gradient in the Y direction at the top of the substrate is
greatest when the chip is largest (/3 = .81). The reasons as
given previously are the interaction between the conductive
thermal resistance, the convective thermal resistance, and the
ratio of volumetric heat generation to available convection
area.
If the convective thermal resistance is small as
compared to the conductive thermal resistance then the
convective mode will dominate the heat transfer process as the
heat transfer process is governed by the path of least
resistance.
F. EFFECT OF CHIP ENCAPSULATION ON SYSTEM TEMPERATURE
Some electronic packages are protected from moisture and
the environment by a protective "encapsulating" coating. For
this study the encapsulation material EME-1100-T. [Ref . 1] is
0.1875 mm thick. The effect of encapsulation on the chip
temperature and gradients developed within the package is
studied.
The following parameters will be held constant, volumetric
heat generation (q"') , convection cooling (h), and ambient
temperature (T,„). These values were the same as in section B
for comparison purposes. The materials are a Silicon chip, a
53
Lead/Tin Solder, with all four substrates, and the
encapsulation material. The thermal conductivity of the
encapsulation material is k = 0.67 W/m 8 C. Within the other
encapsulation materials the thermal conductivity (k) varied
from 0.67 to 1.97 W/m°C.
Figure 4.20 is the non-dimensional temperature profile
taken at a value of <p
x
= 0.564. The entire package
experiences less then a 5% temperature change, when low
thermal conductivity substrates are used and less then 2%
temperature change when high thermal conductivity substrates
are used. The encapsulation material causes the surface
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Figure 4.20 Encapsulated chip non-dimensional temperature
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Even though the encapsulation material has a low thermal
conductivity its overall thermal resistance is low because its





This is a very low thermal resistance accounting for the small
change in temperature profile. Figure 4.21 shows the thermal
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Figure 4.21 Encapsulated chip thermal strain profile
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The thermal strain profile has the same negligible
increases as the normalized temperature profile had except the
encapsulation material has a very large coefficient of thermal
expansion (a)
.
In summary the effect of encapsulation on system
temperature and temperature gradients are negligible.
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V. STRESS ANALYSIS
A. OVERVIEW OF STRESS ANALYSIS
The stress analysis conducted is based on using different
materials in the package and keeping all other factors
constant. A silicon chip material was used for all cases,
with two solders Pb-Sn and Au-Sn , and the four substrates
Epoxy Fiberglass, Polyimide Fiberglass, Alumina and Aluminum
Nitride. These eight sets of material combinations correspond
to the thermal strain graphs, shown in Figures 4.3 and 4 . 4 in
Chapter IV.
Figure 4.3 corresponds to the material combinations of a
silicon chip, the Pb-Sn solder, and the four substrates listed
above. Figure 4.4 corresponds to the material combinations of
a silicon chip, the Au-Sn solder, and the four substrates
listed above.
The following other factors remain constant, q'"= 20 MW/m3
and h = 250 W/m2 °C. All stresses given with the exception of
the bending stresses at the centerline of the package are
along the solder interfaces. The following stresses are
calculated. First, the bending stresses (ab ) , along the
package centerline. Three stresses are calculated along the
solder-chip interface, the upper shear stress (r
u ), an upper
bending stress (crbu ), and an upper normal stress (<*ou ). Three
57
stresses are calculated along the solder-substrate interface,
the lower shear stress (r
L
), a lower bending stress (ab L ), and
a lower normal stress (<7oL ).
Table 5 . 1 gives mechanical properties of electronic
packaging materials, elastic modulus given in GPa. These
properties are used in the calculation of stresses in
accordance with the FEM development of chapter three.
TABLE 5.1








B. STRESS ANALYSIS WITH (Pb-Sn) SOLDER
1. Bending Stress Along Centerline, a b
The bending stress at the centerline of the package is
the lowest of all stresses presented and is shown in Figure
5.1. The bending stress ab , through the chip is of the order
of 1 MPa for all four substrates. Through the chip the
bending stress is tensile for the low thermal conductivity
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substrates (Epoxy and Polyimide Fiberglasses) and compressive
for the high thermal conductivity substrates (Alumina and
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Figure 5.1 Centerline bending stresses ab
thermal conductivity substrates is a maximum in compression at
the top of the substrate (<p = .47) at -8 MPa and is a maximum
in tension at the bottom of the substrate (<6 = 0) at 6 MPa.
The high thermal conductivity substrates have just the
opposite results, with a maximum in tension at the top of the
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substrate (<p = .47) at 2.5 Mpa and maximum in compression at
the bottom of the substrate (<6 = 0) at -2.5 MPa. Thus the
bending stresses in the low thermal conductivity substrates
are about twice as large as the bending stresses in the high
thermal conductivity substrates . The advantage with respect
to bending stresses along the centerline of the chip is with
the high thermal conductivity substrates (alumina and AlN)
.
2. Upper Normal Stress, aQ u
The upper normal stress distribution along the chip-
solder interface for all the substrates are compressive with
a minimum occurring at 6 = .05 and maximum occurring at 5 s
. 8 as shown in Figure 5.2. For the low thermal conductivity
substrates the maximum upper normal stress for Epoxy
Fiberglass is -49 MPa, and the maximum for Polyimide
Fiberglass is -40 Mpa. Both curves show a decrease in the
upper normal stress at the edges of the solder due to the fact
that the edges at 6 = 0.0 and 6=1.0 are free surfaces. For
the Pb-Sn group of materials the normal stress is the maximum
stress examined for the low thermal conductivity substrates.
The upper normal stresses for the high thermal
conductivity substrates are about -16 MPa and are within 5% of
each other, decreasing in magnitude slightly at the edges of
the solder. This shows that the upper normal stresses in the
high thermal conductivity substrates are about a third of the
upper normal stress in the low thermal conductivity
60
substrates. We note that the normal stresses are fairly
uniform from 6 = .25 to 6 = .9.
In contrast to the chip-solder interface, the normal
stresses at the solder-substrate interface (i.e. the lower
normal stresses) are very small on the order of KPa and in
addition are tensile stresses for all substrate combinations.
With respect to oQ u the advantage is again seen with the high
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Figure 5.2 Upper normal stresses a
o,u
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3. Upper Bending Stress, ab u
The upper bending stress ab u along the chip solder
interface, is defined as the normal a
x
stress. However, these
stresses are presented along the interface, where they are
greatest, as a function of 6 rather than across the Y
direction through the solder. These bending stresses are
compressive for all substrate combinations. For the low
thermal conductivity substrates the maximum upper bending
stresses occur at 6 = 0.05 and 0.95 with values of -16 MPa and
-15 Mpa respectively. For the high thermal conductivity
substrates maximum upper bending stresses occur at 6 = 0.05
with -17 Mpa magnitude, and minimums of -8.5 MPa occur at 6 =
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gradients occur close to the free edges, and with fairly
uniform stresses along the center of the chip-solder
interface. We note these bending stresses fall between the
bending stresses at the centerline and normal stresses
reported in the previous sections. With respect to these
stresses, the advantage (i.e., lower stresses) is obtained for
the low thermal conductivity substrates (epoxy and polyimide
fiberglasses)
.
4. Lower Bending Stress ab L
The lower bending stresses are compressive in nature
for all substrate combinations as shown in Figure 5.4. For
the low thermal conductivity substrates, an immediate decrease
from about -18 MPa to about -13 MPa, that is about a 30%
change. Thereafter a gradual decrease to about -11 MPa, that
is, about 15% change over the remaining domain. The lower
bending stress for the high thermal conductivity substrates
remains constant over the entire length of the solder joint at
-15 MPa.
In comparison with the upper bending stresses the
lower bending stresses are greater for the low thermal
conductivity substrates . The advantage for the lower bending
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Figure 5.4 Lower bending stress ab L
5. Upper Shear Stress r
u
The upper shear stresses at the chip/solder interface
are positive at 6 = .05 and negative at 6 = .95 for all
substrate combinations as shown in Figure 5.5. For the low
thermal conductivity substrates the maximum shear stress is
negative and occurs at 6 = .95 at -14 MPa and crosses zero
stress at 6 = .15. For the high thermal conductivity
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substrates the maximum shear stress is positive and occurs at
6 = .05 at 11 MPa and crosses zero stress at 6 « .8. The
upper shear stresses have large gradients at either edge of
the chip-solder interface, but remain fairly constant through
the majority of the domain. From 6 = .2 through 6 = .9 the
upper shear stresses are less than 5 MPa in magnitude.
These stresses fall in between the upper bending
stresses and the bending stresses at the centerline. With
respect to these stresses the advantage goes to the high
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Figure 5.5 Upper shear stress r
u
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6. Lower Shear Stress r
L
The lower shear stresses are opposite in sign from the
upper shear stresses, in that the lower shear stresses at the
solder/substrate interface are negative at 6 = .05 and are
positive at 6 = .95 for all substrate combinations as shown
in Figure 5.6. For the low thermal conductivity substrates
the maximum shear stresses occur at 6 = .05 at about -16 MPa.
This is comparable in magnitude with the upper shear stresses.
For the high thermal conductivity substrates the maximum
positive shear stress occurs at 6 = .95 at 16 MPa while the
maximum negative shear stress occurs at 6 = .05 at -10 Mpa.
This stress at 6 = .05 is twice the magnitude as compared to
the upper shear stresses. Again we note that steep gradients
occur at the edges of the solder-substrate interface and the
low thermal conductivity substrates have a gradual decrease
over the center of the domain. The r
L
stresses of the low
thermal conductivity substrates cross zero at 6 = .9. The r
L
stresses for the high thermal conductivity substrates vary
linearly with 6 between 6 = .2 and .9. These r
L
stresses
range from -5 MPa at 6 = .15 to 10 Mpa at 6 = .9 crossing zero
stress at 6 = .45. We note these lower shear stresses are
comparable in magnitude to the upper shear stresses. With
respect to these stresses, there is no clear advantage for
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Figure 5.6 Lower shear stress r
L
C. STRESS ANALYSIS WITH (Au-Sn) SOLDER
1. Bending Stress Along Centerline, ab
The bending stress at the centerline of the package
remains the lowest of all stresses presented as shown in
Figure 5.7. The bending stresses at the centerline (<f>x = 0.0)
for the packages with Au-Sn solder are identical to those with
Pb-Sn solder. The centerline bending stress is independent of
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which solder is used. With respect to these stresses, the
advantage is obtained by the high thermal conductivity
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Figure 5.7 Centerline bending stress ab
2. Upper Normal Stress, a
o
u
The upper normal stress distribution along the chip-
solder interface for all the substrates are compressive in
nature as shown in Figure 5.8. For the low thermal
conductivity substrates the maximum for Epoxy Fiberglass is
68
-46 MPa and the maximum for Polyimide Fiberglass is -40 Mpa
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normal shear stress distributions decrease at the edges of the
solder due to the fact that the stress at a free surface is
zero. The normal stress is once again the maximum stress
examined for the low thermal conductivity substrates.
The high thermal conductivity substrates have
increased by about 20% over the Pb-Sn material package. There
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are sharp increases at 6 = .1 and a slight increase to a
maximum of about -20 MPa at 6 = .9.
Again we note that in contrast to the chip-solder
interface, the normal stresses at the solder substrate
interface are very small on the order of KPa and in addition
are tensile stresses for all substrate combinations. With
respect to these stresses, the advantage is obtained for the
high thermal conductivity substrates (alumina and AlN) and
with respect to solders, the advantage is obtained for the Pb-
Sn solder.
3. Upper Bending Stress, ab u
The upper bending stress a
fa
along the chip-solder
interface is defined as the normal a
x
stress as previously
mentioned. The upper bending stresses are compressive for all
substrate combinations as shown in Figure 5.9. For the low
thermal conductivity substrates maximums occur at 6 = 0.05 and
0.95 with values of -19 MPa and -22 Mpa respectively. For the
high thermal conductivity substrates a maximum occurs at 6 =
0.05 at -39 Mpa. This upper bending stress is twice as large
for the high thermal conductivity substrates with Au-Sn solder
then Pb-Sn solder. There is a very large gradient at 6 = 0.05
where the upper bending stress decreases from -39 MPa to -22
MPa, that is, about a 45% decrease. For the high thermal
conductivity substrates the upper bending stress continues to
decrease at a gradual rate across the remaining domain, 6 = .2
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to 6 = .9. With respect to these stresses, the advantage is
obtained for the low thermal conductivity substrates (epoxy
and polyimide fiberglasses) and with respect to solders, the
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Figure 5.9 Upper Bending Stress ab
4. Lower Bending Stress, ab L
The lower bending stresses are compressive for all
substrate combinations as shown in Figure 5.10. For the low
thermal conductivity substrates a maximum occurs at 6 = 0.05
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with a value of -39 MPa and a minimum at -7 MPa at 6 = 0.9.
This is an increase of 200% over the same package with Pb-Sn
solder. The lower bending stress for the high thermal
conductivity substrates remain fairly constant over a range of
.15 < 6 < .8 with a value of -38 MPa and is a maximum at 6 =
.95 at -49 MPa. This is an increase of about 260% over the
same package with Pb-Sn solder. The lower bending stresses
are the highest stresses presented for the high thermal
conductivity substrates. With respect to these stresses, the
advantage is obtained for the low thermal conductivity
substrates (epoxy and polyimide fiberglasses) and with respect
to solders, the advantage is obtained for the Pb-Sn solder.
-45
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Figure 5.10 Lower bending stress ab L
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5. Upper Shear Stress tu
The upper shear stresses at the chip/solder interface
are positive at 6 = .05 and negative at 6 = .95 for all
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Figure 5.11 Upper shear stress r
u
thermal conductivity substrates the maximum shear stress is
negative and occurs at 6 = .95 with a value of -15 MPa and
crosses zero stress at 6 ~ .15. For the high thermal
conductivity substrates the maximum shear stress is positive
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and occurs at 6 = .05 with a value of 16 MPa and crosses zero
stress at 6 ~ .8. The maximum upper shear stresses for both
types of substrates show only a slight increase over the Pb-Sn
solder packages. With respect to these stresses, there is no
clear cut advantage for either set of substrates, nor either
solder.
6. Lower Shear Stress r
L
The lower shear stresses are opposite in sign from the
upper shear stresses, in that the lower shear stresses at the
solder/substrate interface are negative at 6 = .05 and are
positive at 6 = .95 for all substrate combinations as shown in
Figure 5.12. For the low thermal conductivity substrates the
maximum shear stresses occur at 6 = .05 with a value of -21
MPa. This represents an increase of 130% over the same
package with Pb-Sn solder. The lower shear stress then
decreases to -10 Mpa at 6 = .1 and then slowly decreases to
about zero at 6 = .95. For the high thermal conductivity
substrates the maximum shear stresses occur at 6 = .95 with a
value of 39 MPa. This represents an increase of 240% over the
same package with Pb-Sn solder. At 6 = .05 the lower shear
stress is negative at -32 MPa which represents an increase of
110% over the same package with Pb-Sn solder. With respect to
these stresses, the advantage is obtained for the low thermal
conductivity substrates (epoxy and polyimide fiberglasses) and
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Figure 5.12 Lower Shear Stress r t
D. SUMMARY OF STRESS ANALYSIS
The following table represents the maximum stresses (given



















































































For the Epoxy fiberglass substrate packages there is
little difference in centerline bending a b , normal a , and
upper shear t
u
stresses and only a slightly larger upper
bending a b u , and lower shear t 1 stresses for Au-Sn versus Pb-
Sn solder. For this substrate the lower bending obl stresses
are twice as great for Au-Sn versus Pb-Sn solder. The normal
stresses are the largest stresses for this substrate for both
Pb-Sn and Au-Sn solders. The most significant stresses with
regard to deforming the solder joint are the lower bending and
lower shear. The upper normal stress is not significant
because it tends to compress a solder crack rather then
propagate it.
For the Polyimide fiberglass substrate packages there is
little difference in centerline bending a b , normal ct , and
upper shear t
u
stresses and only a slightly larger upper
bending o b u , and lower shear t x stresses for Au-Sn versus Pb-
Sn solder. For this substrate the lower bending ab x stresses
are twice as great for Au-Sn versus Pb-Sn solder. The normal
stresses are the largest stresses for this substrate for both
Pb-Sn and Au-Sn solders. The most significant stresses with
regard to deforming the solder joint are the lower bending and
lower shear. The upper normal stress is not significant
because it tends to compress a solder crack rather then
propogate it. The Polyimide fiberglass packages have stress
distributions similiar to Epoxy fiberglass, but tend to be
slightly lower in magnitude.
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For the Alumina substrate only the centerline bending ab
stresses are similiar for both solders. The upper normal o
and upper shear c
u
stresses are slightly larger for Au-Sn
versus Pb-Sn solders. The upper bending a
b {
stress is 225%
larger, lower bending ab L stress is 300% larger, and the lower
shear r
L
stress is 265% larger for the Au-Sn versus Pb-Sn
solder. The upper bending stress is largest for the Pb-Sn
solder while the lower bending stress is largest for the Au-Sn
solder. The most significant stresses with regard to
deforming the solder joint are the upper bending, lower
bending and lower shear.
For the AlN substrate only the centerline bending ab
stresses are similiar for both solders. The upper normal oQ
and upper shear r
u
stresses are slightly larger for Au-Sn
versus Pb-Sn solders. The upper bending ob ( stress is 225%
larger, lower bending ab , stress is 305% larger, and the lower
shear r
L
stress is 265% larger for the Au-Sn versus Pb-Sn
solder. The upper bending stress is largest for the Pb-Sn
solder while the lower bending stress is largest for the Au-Sn
solder. The most significant stresses with regard to
deforming the solder joint are the upper bending, lower
bending and lower shear. The AlN packages have stress
distributions which are approximately less than 5% different
from Alumina.
Based on the stress results from this investigation the
following ranking of material combinations are presented based
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on obtaining the lowest stresses in the package. The silicon
chip is used in all packages.
1. Pb-Sn with Alumina or Aln
2. Pb-Sn with Polyimide fiberglass
3. Pb-Sn with Epoxy fiberglass
4. Au-Sn with Polyimide fiberglass
5. Au-Sn with Epoxy fiberglass
6. Au-Sn with Alumina or Aln
Bending (o b ) and Shear (t) stresses at the solder-
substrate interface can be significant. The lower inside
corner of the solder-substrate interface (<S = 0.0) is the
point where failure is most likely to occur due to bending and
shear stresses.
This investigator recommends the following topics for
further research. Alter the thermal code for transient
temperature response of the package. The result of this would
be to track stress in time. In this way the changes in
temperature and stress can be tracked in time after the
electronic device has been turned on. Conduct a parametric
study of a general tri-material package varying the materials
coefficient of thermal expansion and modulus of elasticity to
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&RSOEL - # of air & solder elements *
jot - volumetric heat generation of electronic device *
\LLOW - Raleigh # of the fluid at the lower surface *
\LUP - Raleigh # of the fluid at the upper surface *
\LVERT - Raleigh # of the fluid at the vertical surface *
10 = density of 4 different materials *
30EL - density of element *
PHT specific heat of 4 different materials *
PHTEL - specific heat of element *
i\MB - ambient temperature *
EMP solution vector of temperatures *
FLLOW = fluid temperature at lower surface *
FLUP fluid temperature at upper surface *
FLVERT - fluid temperature at vertical surface *
SLOW average surface temperature of lower surface *
SUP = average surface temperature of upper surface *
3VERT - average surface temperature of vertical surface *
1ERC0N = thermal conductivity of 4 different materials *
- x position of system nodal point *
?0S x position of new grid density *
= y position of system nodal point *
?0S y position of new grid density *
*******************************************************************
INCLUDE 'HEATCOMN.FOR'
***** ensure the proper amount of workspace is allocated ***
***** on problems with a large quantity of unknowns a ******
***** FORTRAN STOP may be encountered. the amount of ******





***** ensure the proper data files are being read **********
OPEN( 7 , FILE- 'HEAT. OUT' , STATUS= ' NEW'
)
OPEN(8,FILE='TESTl .OUT' , STATUS- ' NEW'
)
OPEN(9,FILE='TEST2.0UT' , STATUS= ' NEW'
reads given data and creates mesh
CALL INPUT2
CALL GRIDPLUS
creates biga matrix and bigf vector
CALL HEATMAT
replaces Galerkin equation with direchlet bdry temperatures
modifies equations so that heat flux at boundaries of material
interfaces are equal
CALL HEATMOD
solves simultaneous system of equations







**** Reads in data to construct thermal grid
INCLUDE 'HEATCOMN.FOR'
OPEN( 11, FILE- 'data8.DAT' , STATUS- ' OLD
'
)





























) (XINCOL( I ) , I=1,NDIFX-1
)
) ( YINCRROW( I ) ,I=1,NDIFY-1)
) (THERCON( I ) ,RHO(I) ,SPHT( I) , I=1,NMATL)
) DIVSUB,DIVXAIR,DIVYAIR,DIVXSOL
) NBCLOW , NBCUP , NBCVERT , NBCSUB , TAMB
) HLOW,HUP,HVERT,HSUB
) GEN,QTPR





**** overlays a grid on a square or rectangle with up to nine
different mesh densities in X and Y directions , sets up
geometric and material properties for the Galerkin eq.
INCLUDE 'HEATCOMN.FOR'
* * * *
****
open( 21,file='test.out'

















**** assigns X and Y coordinates to system Global nodal points
DO 100 I 1,NSNP
X(I) - XVALUE
Y(I) - YVALUE
I F( XVALUE. LT.XPOS( 2) .AND . XVALUE . GE . XPOS ( 1 ) )THEN
XINCCOL = XINCOL(l)
ELS EI F( XVALUE. LT. XPOS ( 3)
XINCCOL = XINCOL(2)
ELSEIF( XVALUE. LT. XPOS ( 4
)
XINCCOL = XINCOL( 3)
ELSEIF( XVALUE. LT. XPOS ( 5) .AND . XVALUE . GE . XPOS ( 4) )THEN
XINCCOL - XINCOL(4)
ELSEIF( XVALUE. LT. XPOS (6 ) . AND . XVALUE . GE . XPOS ( 5) )THEN
XINCCOL - XINCOL(5)
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AND . XVALUE . GE . XPOS ( 2 ) ) THEN
AND . XVALUE . GE . XPOS ( 3 ) ) THEN




































YVALUE . GE . YPOS ( 1 ) ) THEN
AND.YVALUE.GE.YPOS(2) ) THEN
AND . YVALUE . GE . YPOS ( 3 ) ) THEN
AND . YVALUE . GE . YPOS ( 4 ) ) THEN
AND. YVALUE. GE. YPOS ( 5) )THEN
, AND . YVALUE . GE . YPOS ( 6 ) ) THEN
ELSEI F ( YVALUE . LT . YPOS ( 8 ) . AND . YVALUE . GE . YPOS ( 7 ) ) THEN
YINCROW = YINCRROW(7)





begins numbering process of assembly after substrate
IF( I .GT. ( (NCOLl+l)*(DIVSUB+l) ) ) THEN
RBMAX = RBMAX2
ENDIF
I F ( XCOUNT . GE . RBMAX ) THEN
XVALUE =0.0
YVALUE = YVALUE + YINCROW
XCOUNT =0.0
ENDIF
XCOUNT = XCOUNT + 1
CONTINUE
*************************************************************
creates correspondence table for Local-Global nodal points
DO 200 IROW - 1,DIVSUB + 1
KK = (IROW-l)MRBMAXl)
DO 210 ICOL = l,NCOLl
IEL - ( ( IROW-l)*(2*NCOLl) )+(2*ICOL)-l


























**** correspondence starting two rows above substrate
KK = (RBMAXl*(DIVSUB+ l ) )
IEL - (NCOLl*DIVSUB*2) + (NCOL2*2) + 1
DO 220 IROW - l,NROW-(DIVSUB+l)
DO 230 ICOL - l,NCOL2
JEL IEL + 1
ICOR( IEL, 1) = ICOL + KK
ICOR( IEL, 2) = ICOL + NCOL2 + KK + 2
ICOR( IEL, 3
)
= ICOL + NCOL2 + KK + 1
ICOR( JEL,1) = ICOL + KK
ICOR( JEL, 2 = ICOL + KK + 1
ICOR( JEL, 3) = ICOL + NCOL2 + KK + 2
IEL = IEL + 2
230 CONTINUE
KK = KK + RBMAX2
220 CONTINUE
*********************************************************
**** assigns material properties to elements
NSUBEL = NCOLl * DIVSUB * 2
NAIREL = 2 * DIVXAIR




* * * *
* * * *
* * * *
DO 300 I = 1,NEL-1,2
IF( I . LT. NSUBEL) THEN
substrate (single material) ****
IMAT(I) = 1
IMAT(I+1) = 1
substrate (multiple material) ****
ELSEIF( I .GT. NSUBEL. AND. I. LT. ( NARSOEL+NSUBEL ) ) THEN










I MAT ( I ) =5
IMAT(I+1) - 5
ENDIF
NCOUNT - NCOUNT + 1
I F ( NCOUNT . GT . NCOL2 ) THEN
NCOUNT - 1
ENDIF
ELSEIF( I .GT. NARSOEL+NSUBEL. AND.
: I .LT.NEL-(NCOL2*2 ) )THEN







I MAT ( I ) =5
IMAT(I+1) = 5
ENDIF
MCOUNT = MCOUNT + 1














IF( I .GT. (NSUBEL+NARSOEL) )THEN




assigns boundary conditions to elements at the convective
(CAUCHY) boundaries.
DO 400 I - 2,2*NCOLl,2
assigns Cauchy boundary to lower side of rectangle




DO 410 I = (NEL-( 2*NCOL2) )+l,NEL-l,2





DO 420 I - NSUBEL-( ( NCOL1-NCOL2 ) *2 ) +1 , NSUBEL-1 ,
2
issigns Cauchy boundary to upper tip of substrate





DO 430 I = NSUBEL+(NCOL2*2) ,NEL,NCOL2*2






**** assigns Direchlet boundary to system Global nodal points
* * * *
**** assigns Direchlet boundary to lower side of substrate
DO 500 I = 1, RBMAXl





**** assigns Direchlet boundary to right hand side of substrate






**** assigns Direchlet boundary to upper side of device






**** assigns Direchlet boundary to right side of device
III = NSNP-(RBMAX2*(NROW-DIVSUB-l )
)






**** assigns Direchlet boundary to upper side of substrate
DO 540 I = ( RBMAXl *DIVSUB)+RBMAX2, RBMAXl *(DIVSUB+1)









calculates the BIGA matrix and BIGF vector that are the
system of simultaneous equations to be solved; accounts
for the main operator ( Del "2
)
,
Cauchy boundary, and the
forcing function to Poisson's equation
INCLUDE 'HEATCOMN.FOR'
DATA BIGA, BIGF / NDIM*0 , NSNP*0 /
DATA bb21,bb22,bb23,bb33 /0 . , . , . , . 0/
DATA cauchfl,cauchf2,ffl /0 . , . , . 0/




Bl - Y(I2) - Y(I3)
B2 = Y(I3) - Y(I1)
B3 = Y(I1) - Y(I2)
Cl = X(I3) - X(I2)
C2 = X(I1) - X(I3)
C3 - X(I2) - X(I1)
AREA(IEL) = (ABS(C1*B2-C2*B1) )/2.
write(8,*) iel , area( iel
)
aall = KEL( IEL)*(B1**2 + Cl * *2 ) /( -4 . *AREA( I EL) )
aal2 - KEL( IEL)*(B1*B2 + Cl *C2 )/( -4 . *AREA( IEL )
)
aal3 - KEL( IEL)*(B1*B3 + Cl*C3)/(-4. *AREA( IEL)
aa21 = KEL( IEL)*(B2*B1 + C2*C1 )/( -4 . *AREA( IEL )
aa22 = KEL( IEL ) * ( B2**2 + C2**2 )/( -4 . *AREA( IEL )
)
aa23 = KEL( IEL ) * ( B2*B3 + C2*C3 )/( -4 . *AREA( IEL )
aa31 = KEL( IEL)*(B3*B1 + C3*C1 )/( -4 . *AREA( IEL )
aa32 = KEL( IEL) * ( B3*B2 + C3*C2 )/( -4 . *AREA( IEL )
aa33 = KEL( IEL ) * ( B3**2 + C3 * *2 )/( -4 . *AREA( IEL )
**********************************************************
calculation of Cauchy boundary to BIGA matrix and BIGF
vector
IF(NBDRY( IEL) . NE . )THEN
boundary with local nodal points 1 - 2 on bottom side
IF(NBDRY( IEL) .EQ.l )THEN
bb22 = (HLOW*ABS(C3) )/-3.0
bb21 = (HLOW*ABS(C3) )/-6.0
cauchfl = (TAMB*HLOW*ABS(C3 ) )/-2.0
boundary with local nodal points 2 - 3 on upper side
ELSEIF(NBDRY( IEL) .EQ.2)THEN
bb33 - (HUP*ABS(C1) )/-3.0
bb23 = (HUP*ABS(C1) )/-6.0
cauchf2 = (TAMB*HUP*ABS(C1 ) )/-2.0
boundary with local nodal points 2 - 3 on right side
ELSEIF(NBDRY( IEL) .EQ.3)THEN
bb33 = (HVERT*ABS(Bl ) )/-3.0















**** the contribution of the Cauchy boundary is symmetric
**** bbll=bb22 bb!2=bb21 bb22=bb33 bb23=bb32




11 1 + aall + bb22
B I GA ( 1 1 , I 2 ) = B I GA ( I 1 12 1 + aal2 + bb21
BIGA( 11,13) = BIGA( 11 13 1 + aal3
BIGA( 12, 11) = BIGA( 12
,
11 1 + aa21 + bb21
BIGA( 12, 12) = BIGA( 12, 12 1 + aa22 + bb22
BIGA(I2,I3) = B I GA ( 1 2
,
13 I + aa23 + bb23
BIGA( 13,11) = B I GA ( I 3
,
11 1 + aa31
B I GA ( I 3 , 1 2 = B I GA ( I 3 , 12 1 + aa32 + bb23







**** used for Poisson's equation (internal heat generation)
IF ( GEN. EQ. 1.0) THEN
IF( IMAT( I EL) .EQ. 4 )THEN




**** the two terms that comprise the BIGF matrix are from the
**** Cauchy boundary condition and the source term of the chip
**** a lumped approximation is used for both cases; cauchfl is























**** modifies BIGA matrix and BIGF vector if a system Global nodal
**** point is a Direchlet boundary ie. replaces the Galerkin eq.
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INCLUDE 'HEATCOMN. FOR
modifies system of equations for Direchlet boundary points
DO 10 I - 1,NSNP
IF (NDIRECH(I) .EQ. 1)THEN
BIGA(I,I) -1.0
DO 20 J = 1,1-1
BIGA(I,J) = 0.0
CONTINUE
DO 30 JJ = I+1,NSNP
BIGA(I,JJ) = 0.0
CONTINUE







creates output file of temperature distribution and a data file
for graphing the temperature contours
INCLUDE ' HEATCOMN . FOR
'
OPEN(10,FILE-'HEAT.DAT' , STATUS- ' NEW
)
write(7,*) ' Temperatures through solder'
write (7,*) '8' ,temp(8) , '23' , temp(23) , '38' , temp( 38) , '53' , temp (53)
write (7,*) '68' , temp (68) , '83' ,temp(83) , '93' ,temp(93)
,
: '103' ,temp(103)
write (7,*) '113' , temp (113) , '123' , temp (123) , '133' , temp(133)
energy balance
qconv = 0.0
do 200 i = 126,134
qconv-qconv+(hup*( ( ( temp( I )+temp( 1+1) )/2 )-tamb) * (X( 1+1 )-x( I ) )
)
continue
do 210 i - 1,14
qconv-qconv+(hlow*( ( ( temp( I )+temp( 1+1) )/2 )-tamb) * (X( 1+1 )-x( I ) )
)
continue
do 220 i = 70,74
qconv=qconv+(hsub*( ( ( temp( I )+temp( 1+1 ) )/2 )-tamb) * (X( 1+1 )-x( I ) )
continue
do 230 i = 85,125,10
qconv-qconv+(hvert*( ( ( temp( I )+temp( I +10) )/2)-tamb)*
: (y(I+10)-y(I)))
continue
qconv«qconv+(hvert*( ( ( temp( 70 )+temp( 85 ) )/2 )-tamb) * ( y( 85 )-y( 70 ) )
)
WRITE(7,*)
write(7,*) ' Heat loss to convection = ', qconv, 'W/M'
POWER = QPRT*0. 0025*0. 002





REAL X(135),Y(135),T(135) , TEMPT (200) ,TEMPB(200)
OPEN(12,FILE='bh3.out' , STATUS= ' OLD'
)
OPEN( 13, FILE='bh3f .DAT' , STATUS- 'NEW
)
READ(12,*) (X(I),Y(I),T(I),I-1,135)














































































































































)-T(53) )*.75 + T(53)
)+T(53))/2.0




TAH)*. 7 5 + TAH
TAH)/2.0
)-T(70) )*.75 + T(70)
)-T(55) )*.75 + T( 54)
TAL)*. 7 5 + TAL
TAL)/2.0
)-T(55) )*.75 + T(55)
)+T(55))/2.0













































(T(39)-T(40) )*.75 + T(40)
(T(40)-T(41) )*.75 + T(41)
(T(5)-T(4) )*.75 + T(4)
(T(6)-T(5) )*.75 + T(5)
(T(6)+T(5) )/2.0
(T(9)+T(10) )/2.0
(T(9)-T(10) )*.75 + T(10)
(T(lO)-T(ll) )*.75 + T(ll)
:alculates average temperatures for rectangular element FEM program
veld. for (chip and solder)
TEMPSl = (T(95)+T(85)+T(96)+T(86) )/4.0
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'use if printout is desired
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